1. This article presents an efficient FPGA-based architecture for high-order FIR filtering using simultaneous DSP and LUT reduced utilization.
2. Different FPGA based fixed-point FIR filter structures are discussed, including symmetric FPGA based structures and distributed-arithmetic (DA) FPGA based structures.
3. The proposed reconfigurable FIR filter structure utilizes the special structure of the FPGA LUT-SR, composed of shift register and multiplexer, to reduce the logic utilization rate while achieving better FPGA throughput/slice rate.
This article provides a detailed overview of an efficient FPGA-based architecture for high-order FIR filtering using simultaneous DSP and LUT reduced utilization. The article is well written and provides a comprehensive overview of the different types of FPGA based fixed-point FIR filter structures, including symmetric FPGA based structures and distributed-arithmetic (DA) FPGA based structures. The authors provide a clear explanation of how their proposed reconfigurable FIR filter structure utilizes the special structure of the FPGA LUT-SR to reduce the logic utilization rate while achieving better FPGA throughput/slice rate.
The article is reliable in terms of its content as it provides a thorough overview of the topic with clear explanations and examples. It does not appear to be biased or one sided in its reporting, as it presents both sides equally and explores counterarguments where necessary. There is no promotional content present in the article, nor any partiality towards any particular type of technology or approach. The authors also note possible risks associated with their proposed approach, which adds to its trustworthiness and reliability.
In conclusion, this article is trustworthy and reliable in terms of its content, providing a comprehensive overview on an efficient FPGA-based architecture for high-order FIR filtering using simultaneous DSP and LUT reduced utilization without any bias or promotional content present in its reporting.